Regviz

Silicon Labs /BGM210LA22JNF /RAC_S /SYNTHCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYNTHCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C112F352GM32/RAC_NS/SYNTHCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EnablePowerbleed)MMDPOWERBALANCEDISABLE

MMDPOWERBALANCEDISABLE=EnablePowerbleed

Description

No Description

Fields

MMDPOWERBALANCEDISABLE

SYMMDPOWERBALANCEENB

0 (EnablePowerbleed): undefined

1 (DisablePowerBleed): undefined

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data